Specialized Singulation Punch Design for Package Chip-out Elimination
Antonio R. Sumagpang Jr, Frederick Ray I. Gomez
Journal of Engineering Research and Reports · pp. 1–7 · Published 20 May 2019
10.9734/jerr/2019/v5i216922Abstract
In the semiconductor manufacturing industry, package chip-out is a common defect frequently encountered in trim and form (T/F) process. For thin shrink small outline package (TSSOP), top defect incurred during assembly manufacturing was the package chip-out located at the top surface of the package. In this scenario, the end-of-line (EOL) process parts per million (PPM) and its non-conformance report (NCR) are high. This paper discussed how the TSSOP20 package (hereinafter referred to as Device A) chip-out was addressed and replicated or simulated through package design simulation.
Cited by 0
No indexed citations yet.
Related research
- Tool Setup Improvement for Package Scratch Mitigation at End-of-Line Process — shares topic coverage
- Leadframe Design Enhancement for Elimination of Burrs at Singulation Process — shares topic coverage
- Indirect Material Cost Reduction by Eliminating Manual Derailing Process through Process Simplification — shares topic coverage
Article metrics
Real usage data collected on this platform.
0
Page views
0
PDF downloads
0
Outbound clicks
0
Citations
Views by country
Approximate, from request IP at view time — not citizenship or institution. Countries with fewer than 5 views are grouped as "Other".
No views recorded yet.
Traffic sources
Referring site, by host.
No traffic recorded yet.
Views and downloads exclude known bots/crawlers. Citations combines this platform's own DOI-resolved index with each external source's own reported total — see Cited by above for individually listed citing works. Last refreshed 0 seconds ago.